Small Scale Integrated Technology for HTS RSFQ Circuits

Mingqiang Huang, Philippe V. Komissinski, Anna Yu. Kidijarova-Shevchenko, Marica Gustafsson, Eva Olsson, Björn Högborg, Zdravko Ivanov, and Tord Claeson

Abstract—A technology for fabrication of YBCO ramp junctions on a superconducting ground plane is developed and evaluated. The technology is based on a two-layer, S-I, structure or on a four-layer, S-I-S-I, structure grown in situ with YBCO superconductor and with multilayer insulator of PBCO/STO/PBCO. Ramps for junctions, via connections and crossovers are formed by Ar ion milling under rotation and the ramp angle is less than 30° for all directions. A 20-25 nm thick Ga-doped PBCO was used as a barrier for Josephson junctions. One additional YBCO layer, for junction top electrodes and wiring, is deposited and patterned. Surface roughness of multilayers is characterized by AFM and is related to the junction parameters. Transport properties of junctions, via connections and crossovers are evaluated.

Index Terms—High Tc superconductors, RSFQ circuits, ramp Josephson junctions, microstructure.

I. INTRODUCTION

Rapid Single Flux Quantum (RSFQ) circuits implemented in high-Tc superconductors (HTS) have the potential to perform at temperatures 20-40 K, as compared with that of Nb/NbN circuits at 4 K. The main obstacle in realization of such circuits is the lack of reproducible Josephson junctions (JJ) integrated in multilayer structures. Ramp-type Josephson junctions with artificial barrier [1] or with interface-engineered ramp surface [2] are probably the best choice at present that allow such an integration. Both types of junctions are uniform and stable in time and demonstrate excellent characteristics. The interface-engineered junctions display so far lower spread in junction parameters, 1σ less than 8% for 100 junctions at 4.2 K [3]. Their characteristics can be tuned, but not to the level of artificial barrier ramp junctions in which critical current densities of 105 A/cm² can be reached [4]. In addition, properties of ramp junctions are not influenced by the deposition of other layers at high temperatures and by intermediate plasma treatment during processing. The latter considerations motivate the choice of ramp junctions with artificial barrier for our HTS integrated technology. Fabrication ramp junctions and their transport properties are discussed in several articles [5]-[7]. An implementation of HTS RSFQ balanced comparator using directional ramp junctions with buried ground plane was recently reported [8]. The aim of this work is to develop a multilayer technology based on three superconducting layers and with all ramps in the circuit (for Josephson junctions, via connections and crossovers) formed under substrate rotation during the ion milling. This allows for positioning all circuit elements by will at any place on the chip.

Here we report on fabrication and properties of YBa$_2$Cu$_3$O$_7$ (YBCO) ramp-type JJ with barriers of PrBa$_2$Cu$_3$O$_x$ (PBCO). The microstructure of the junctions is correlated with junction properties. The transport properties of vias and crossovers are evaluated.

II. RAMP JOSEPHSON JUNCTIONS

Junction parameters are determined by the ramp roughness, barrier material and thickness, and by the insulator between the bottom and top electrodes. We have developed a process to produce smooth ramps in multilayers with ramp angles of 25-30°.

A. Electrodes and insulation

Two-layer, S-I, and four-layer S-I-S-I, structures were grown in situ by pulsed laser deposition, where S is a 150 nm YBCO film and I denotes an insulator. The insulator itself consists of three layers: a 50 nm SrTiO$_3$ (STO) layer is stacked between two 50 nm PrBa$_2$Cu$_3$O$_x$ (PBCO) layers. The STO serves as a high resistive layer. The parasitic capacitance of the overlap area is also lower in comparison to 150 nm STO layer. The PBCO layer separates STO and YBCO layers and prevents oxygen depletion of the latter. All layers were grown at laser energy density of 1.5 J/cm² (KrF eximer laser), substrate temperature $T_s=800$ °C and at low
chosen accordingly 20-25 nm in order to avoid superconducting shorts in it. The particle density was about \(10^5\) per cm\(^2\) in both structures.

**B. Ramp formation**

Ramps in YBCO-PBCO/STO/PBCO were formed by Ar ion milling at beam energy of 270 eV and beam current density of 0.2 mA/cm\(^2\). Smooth ramps with an angle of 25-29° to the substrate were formed only when a hard baked photoresist mask with gentle edges was used in combination with an etch angle of 45° normal to the rotating substrate. An AFM image of a photoresist mask on a multilayer structure is presented in Fig. 3a. The edge slope of the mask was about 40°. Ramp roughness determines the epitaxial growth of the barrier and correspondingly the barrier homogeneity. An AFM image of a ramp is presented in Fig. 3b. The ramp was prepared under the optimized processing conditions, specified above, and the typical ramp roughness after ion beam milling was 5 nm. However, it increased to 8-9 nm after annealing under conditions similar to that for the deposition of the barrier and top electrode.

**C. Microstructure of YBCO ramp Josephson junctions**

The surface morphology of as-received film surfaces was studied by scanning electron microscopy in a JEOL JSM-6301F. Transmission electron microscopy (TEM) cross section samples were made by mechanical grinding, polishing and subsequent ion milling down to electron transparency. They were characterized in a Philips CM 200 with a Field Emission Gun and a Gatan Imaging Filter/EELS system.

TEM characterizations of ramp-junctions with low excess current showed a uniform barrier layer in the ramp-edge region. An overview of the ramp-edge region is seen in Fig. 4 and details of the junction area are seen in Fig. 5. The angle of the ion-milled edge was about 30°. The ramp was smooth and this promoted an epitaxial nucleation of PBCGO and a thin film evolution giving a uniform barrier thickness. The subsequent YBCO top layer grew epitaxially on top of the barrier provided that no secondary phases were present. The interface between the YBCO base layer and the barrier was easier to distinguish than the interface between barrier and...
the top YBCO electrode. This was probably due to an increased amount of dislocations and stacking faults in the YBCO base layer due to the ion milling.

**D. Superconducting transport of YBCO ramp Josephson junctions**

Junctions with barrier thickness of 7-20 nm had a $J_c$ of $10^3$–$10^4$ A/cm$^2$ and flux-flow-type $I$-$V$ curves. Some of the junctions with 15-20 nm thick barrier showed RSJ-like behavior with large excess current, $I_{ex} \approx I_c$. Here we report only on the properties of junctions with 25 nm thick barriers. 27 junctions of 44 in total were investigated. All junctions showed $I$-$V$ characteristics with RSJ behavior with negligible excess current, less than 10% of $I_c$ as shown in Fig. 6a. The 1σ spread in critical current density was less than 13% (Fig. 6b). Such a spread in junction parameters allows for the design of RSFQ circuits with 20-40 junctions.

Keeping in mind that the roughness of the ramps was measured to be about 9 nm, it is clear that the supercurrent transport is determined by microshorts in the junctions with barrier thickness of less than 15 nm.

**E. Properties of YBCO ramp Josephson junctions**

The conductance vs. voltage, $G$-$V$, characteristics were measured for three junctions. A set of $G$-$V$ curves measured in the temperature range of 4-71K is shown in Fig. 7. The shape of the conductance curves can be described by a $G = AV^{4/3}$ dependence at high bias voltages, with $A$ as a fitting parameter (Fig. 7). The latter dependence indicates that the normal transport is dominated by resonant tunneling through localized states in the PBCGO barrier. For all three junctions, pronounced peaks were observed in the $G$-$V$ dependences and the positions of the peaks were well correlated in voltage scale. If we assume a superconducting gap of $31\pm1$ meV, peaks can be identified at voltages corresponding to $2\Delta n$, where $n=1-4$. Even though the peak near $2\Delta/3$ was observed, the peaks at $2\Delta n$ ($n=5, 6, 7$) were absent. The latter can be explained by the limited sensitivity of the measurement or by the limited resolution in the bias voltage. The results differ from the reported measurements on ramp junctions pointing on the presence of two gaps, $\Delta_5=25$ meV and $\Delta_6=16$ meV [10]. The well-pronounced subgap structure indicates that supercurrent transport is dominated by multiple Andreev reflections.
Fig. 7. Differential conductance vs. bias voltage of a 4 µm wide YBCO ramp junction with a 25 nm thick PBCGO barrier at different temperatures. The conductance curve marked by open circles represents a fitted curve with $G=AV^{4/3}$. (The central peaks in the curves at temperatures lower than 55K have been removed. All the curves have been offset and rescaled for clarity.)

III. CROSSOVERS AND VIAS

Crossovers are important elements of RSFQ circuit preparation. The PBCGO/STO/PBCGO insulator properties are excellent when separating two planar YBCO structures. PBCGO/STO/PBCGO epitaxial growth on a ramp is very critical to ramp angle and ramp roughness. A test structure with crossovers having the small overlap with the planar insulator, see Fig. 8, was prepared and studied. Transport properties of crossovers with widths ranging from 4 to 20 µm were evaluated. Crossovers with dimensions 4 and 8 µm were highly resistive with resistivities of 2-10 Ω·cm. In the case of 12-20 µm wide crossovers a critical current of a few µA was measured. This result restricts our wiring strips to the size of 8 µm.

A typical size of via connections on the test chip was 48x62 µm². Vias were prepared by over etching the insulator assuring an a-b contact between both YBCO layers. AFM inspection of vias confirmed the low angle of the ramp. A high critical current density can be expected because of the transport in a-b plane although the vias were never tested at high current densities. Critical currents of 1-5 mA were measured and such values are enough for most HTS RSFQ circuits with 20-40 junctions.

IV. SUMMARY

A technology for preparation of YBCO ramp-type JJs with PBCGO barriers has been developed. An optimal thickness of the junction barrier was found to be about 25 nm and $IcRn$ of the JJs were about 4 mV at 4.2 K and 2 mV at 40 K. The $Iσ$ spread in $Jc$ was less than 13%. An implementation of a balanced comparator for an RSFQ oversampling Analog-to-digital converter is in progress.

REFERENCES


ACKNOWLEDGMENT

The discussions with A.H. Sonnenberg and G.J. Gerritsma are acknowledged.