Statistics, dead-time & free-running

Håkan Johansson, Chalmers, Göteborg

Lichtenberghaus, Darmstadt, May 2019





Experiment









Stability Hazard



S393: Aug 28 \rightarrow Sep 12 (2010) 8 subsystems \rightarrow 12 crashes/stuck (< 1/day) (1 noted in elog)

Diagnosis:

Hardware or software? Likely: firmware issues! Stability "level": Users reported individual DAQ error messages to operator!

Action:

Many components are involved... Introduce checksums, to pin-point *where* problems are. S444/S473/S454 10-16 subsystems in main DAQ 5 night hours: **9 subsystem hickups** (autorecovered) (S473, elog #597)

Reliable configuration Hazard



Special concern:

- CALIFA
 - S444, elog #252
 - S454, elog #159, #274

CALIFA FEBEX firmware fails to meet timing by 8%! (worst propagation delay vs. clock period)

Diagnosis: Readback mismatch set values... Firmware!

Action: (Debug) & fix!

Reliable configuration Hazard



In many signal paths! With many cards, not unlikely to manifest in reality... When? Depends on which card, temperature, 'unlucky' clock cycle...

Diagnosis: Readback mismatch set values... Firmware! CALIFA FEBEX firmwake fails to meet timing by 8%! (worst propagation delay vs. clock period)

Action: (Debug) & fix!

The firmware can—as written not be reliably run on the given FPGA (family).

Deadtime Measurements



Diagnosis:

Measure individual subsystems (introduced S473, elog #568)

Action:

Deal with **slowest system**s, (one at a time...)



Deadtime Limitations



Diagnosis:

Measure individual subsystems (introduced S473, elog #568)

Action:

Deal with **slowest system**s, one at a time...

Make sure early DT-release can be used <u>reliably</u> for all systems.

Investigate PC-internal (PCIe) communication overhead between CPU ↔ PEXOR/KINPEX.

(2.5 us/read, 0.5 us/write) [fewer possible?, // over SFPs]

1G+TAI		146‡3
13434 r - 9.gsi.de#HASTER	2+16+1	1 1504.6k 0.3% 1620.3k 2.2% -
	17+ 19 1	1 1020.6k 0.2% 1089.6k 1.6% -
	2 21+ 3	3 1019.5k 0.1% 1052.0k 2.1% -
><30.gsi.de#PSP1	2 43+ 3	3 8569.4k 0.4% 8385.7k 19.9% -
108,gsi,de#PSP2	2+ 0+ 2	2 6015,8k 0,5% 6491,7k 13,6% -
	2+ 0+ 2	2 6014.2k 0.2x 8276.6k 14.5x -
	2+21+ 3	3 2172,4k 0,1% 2327,7k 6,0% -
	2+ 2 2	2 2578,6k 0,1% 1427,6k 1,8% -
	2 55+ 2	2 21.6H 5.6% 18442.7k 0.0% -
	2 62+ 3	3 18746,3k 2,8% 18516,4k 19,5% -
	2+ 19+ 12	2 2578,3k 0,4% 2925,4k 3,4% -
	2+ 20+ 2	2 2631.6k 0.4% 2842.1k 4.0% -
	2+ 20+ 2	2 2578.6k 0.4% 2810.6k 4.1% -
	2+ 20+ 2	2 2579.4k 0.4% 2888.4k 3.5% -
	2+26+2	2 1912 84 1 37 3919 34 1 27

Reaching the pile-up limit ?



Diagnosis I:

Much DAQ grief is caused by trying to fight single-event deadtime

Action: Dump all digitised data → software trigger Accelerator beam spills: micro-structure in ejection \rightarrow pile-up

Detectors can handle (< 1 us pile-up) S473, elog #718

Single-event DAQ not so easily...

Diagnosis II:

Front-ends are free-running But readout is event-oriented...

Use hardware to the limit...

Summary

- 4 x firmware:
 - Stability \rightarrow firmware?
 - Reliability \rightarrow firmware!
 - Deadtime → firmwares
 - Free-running \rightarrow firmware...

(and software)

• Next talk...:

→ firmware... :-)



Signal propagation delay in FPGA is due to:

- Logic (LUTs):
- Routing:



Routing delays generally depend on how far apart on the chip the source and destination are!



Place & route has to locate components such that **all** routes **meet timing**! (e.g. clock periods)

Flip-flops latch on the clock signal



Expressions are between flip-flops:



For expressions that have longer propagation than clock period, ...



BROKEN!

...results unpredictable! (unless you have a time machine!)

(not so) Preliminary analysis of why CALIFA FEBEX firmware fails to meet timing constraints



tie together...

(Also causes long compile times.)

NeuLAND readout times

